JNTU ECE 3-2 3rd yr 2 sem VLSI DESIGN Syllabus wise MATERIAL & e-book FREE Download by Kamran Eshraghian, Eshraghian Dougles and A. Pucknell
Warning: Missing argument 2 for wpdb::prepare(), called in /home3/nithish/public_html/btechzone.com/wp-content/plugins/sharebar/sharebar.php on line 112 and defined in /home3/nithish/public_html/btechzone.com/wp-includes/wp-db.php on line 990
Warning: Missing argument 2 for wpdb::prepare(), called in /home3/nithish/public_html/btechzone.com/wp-content/plugins/sharebar/sharebar.php on line 124 and defined in /home3/nithish/public_html/btechzone.com/wp-includes/wp-db.php on line 990
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY III Year B.Tech. ECE. II-Sem VLSI DESIGN
INTRODUCTION : Introduction to IC Technology – MOS, PMOS, NMOS, CMOS & BiCMOS technologies- Oxidation, Lithography, Diffusion, Ion implantation, Metallisation, Encapsulation, Probe testing, Integrated Resistors and Capacitors.
BASIC ELECTRICAL PROPERTIES : Basic Electrical Properties of MOS and BiCMOS Circuits: Ids-Vds relationships, MOS transistor threshold Voltage, gm, gds, figure of merit o; Pass transistor, NMOS Inverter, Various pull ups, CMOS Inverter analysis and design, Bi-CMOS Inverters.
VLSI CIRCUIT DESIGN PROCESSES : VLSI Design Flow, MOS Layers, Stick Diagrams, Design Rules and Layout, 2 m CMOS Design rules for wires, Contacts and Transistors Layout Diagrams for NMOS and CMOS Inverters and Gates, Scaling of MOS circuits, Limitations of Scaling.
GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Basic circuit concepts, Sheet Resistance RS and its concept to MOS, Area Capacitance Units, Calculations – - Delays, Driving large Capacitive Loads, Wiring Capacitances, Fan-in and fan-out, Choice of layers
SUBSYSTEM DESIGN : Subsystem Design, Shifters, Adders, ALUs, Multipliers, Parity generators, Comparators, Zero/One Detectors, Counters, High Density Memory Elements.
SEMICONDUCTOR INTEGRATED CIRCUIT DESIGN : PLAs, FPGAs, CPLDs, Standard Cells, Programmable Array Logic, Design Approach.
VHDL SYNTHESIS : VHDL Synthesis, Circuit Design Flow, Circuit Synthesis, Simulation, Layout, Design capture tools, Design Verification Tools, Test Principles.
CMOS TESTING : CMOS Testing, Need for testing, Test Principles, Design Strategies for test, Chiplevel Test Techniques, System-level Test Techniques, Layout Design for improved Testability.
1. Essentials of VLSI circuits and systems – Kamran Eshraghian, Eshraghian Dougles and A. Pucknell, PHI, 2005 Edition.
2. Principles of CMOS VLSI Design – Weste and Eshraghian, Pearson Education, 1999.
1. Chip Design for Submicron VLSI: CMOS Layout & Simulation, – John P. Uyemura, Thomson Learning.
2. Introduction to VLSI Circuits and Systems – John .P. Uyemura, JohnWiley, 2003.
3. Digital Integrated Circuits – John M. Rabaey, PHI, EEE, 1997.
4. Modern VLSI Design – Wayne Wolf, Pearson Education, 3rd Edition, 1997.
5. VLSI Technology – S.M. SZE, 2nd Edition, TMH, 2003.